Regviz

Silicon Labs /MGM240SB22VNA /MSC_S /WRITECTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WRITECTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A120F1536GM48/MSC_S/WRITECTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (WREN)WREN 0 (IRQERASEABORT)IRQERASEABORT 0 (LPWRITE)LPWRITE 0RANGECOUNT

Description

No Description

Fields

WREN

Enable Write/Erase Controller
IRQERASEABORT

Abort Page Erase on Interrupt
LPWRITE

Low-Power Erase
RANGECOUNT

ErageRange Count

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data